Perspectives on the Memory Wall

"It's the Memory, Stupid!"

─ Richard Sites

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

Salishan 2003
High-Speed Computing Conference

CORNELL

First, My Philosophy…

Use existing resources more wisely

Add minimal hardware support, isolate complexity

Modify software (OS/compiler/libs/apps) to exploit that hardware

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Game Plan

What's the problem?

- Numbers
- Pictures
- Details, details

What are we going to do about it?

- Good news
- Bad news
- Silver Bullet?

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

(Selective, Subjective) Chronology

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Memory Wall

Made simplifying assumptions

- $t_{avg} = p \times t_{cache} + (1-p) \times t_{memory}$
- Every 5[th] instruction references memory
- CPU speeds increase 50-100% / year
- DRAM speeds increase 7% / year

How long before **ALWAYS** waiting for memory?

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Original Prediction

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

A Picture's Worth

95% CPU idle
times for HPC
scientific
codes

85% CPU idle
times for
commercial TP
applications

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Why?

Lack of reference locality

- Registers
- Cache lines   (∀ caches)
- TLB entries   (btw, TLB == cache)
- VM pages   (yup, VM == cache)
- DRAM pages   (caching here, too)

Contention for resources

almost dual of locality optimizations

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Non-uniform DRAM Access

column address

column address

sense amplifiers
(row buffer)

write
back

row
address

precharge

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Possible Approaches

Use bigger, deeper cache hierarchies

Add more/better latency-tolerating features

- Non-blocking caches
- Out-of-order instruction pipelines
- More speculation
- Multithreading

Migrate intelligence $\leftrightarrow$ DRAMs

Create smarter memory subsystems

Make software control how cache is managed

Isolates complexity within one component

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Smarter How?

I know how to build a more efficient, cost-effective memory subsystem that does scatter/gather REALLY well, makes good use of DRAM resources, and makes better use of on-chip cache resources

Decouple CPU and memory activity
- Prefetch read data
- Buffer write data

Remap addresses
- Use cache capacity better
- Use bus bandwidth wisely

Schedule backend (DRAM) accesses better
- Optimize use of memory bus
- Exploit parallelism among DRAM banks
- Exploit locality in page buffers (hot rows)

Won't slow down normal accesses
Won't change CPU
Will perform like SRAM

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Motivating Example

```
for (i = 0; i < n; i++)
    sum += A[i][i];
```


Cache   **System Bus**   **Memory Controller**   **Physical Memory**

Wasted bus bandwidth

Low cache utilization

Low cache hit rate

Low TLB hit rate

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Gathering within the Impulse MC

Load only data needed by processor

Gather sparse data to dense cache lines

Cache

System bus

Adaptable Memory Controller

Physical Memory

```
diagonal = remap_strided(...);
for (i = 0; i < n; i++)
    sum += diagonal[i];
```

20x speedup for
4K×4K array

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Impulse Remapping

Exploit unused physical (shadow) addresses

Remap at fine or coarse granularity

virtual space   physical space   physical memory

CPU/TLB

MC

Real physical space

Shadow space

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Indirection Vector Remapping

```
                              aA = remap_indirect(..)
for (i=0; i<n; i++)           for (i=0; i<n; i++)
   ...A[iv[i]]...;               ...aA[i]...;
```

Memory controller maps $aA[i] \Rightarrow A[iv[i]]$

Indirect accesses replaced by sequential

Accesses to iv moved to MC

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Dynamic Indirection Vectors

Don't know entire iv ahead?

```
for (i=0; i<N; i++)
    sum += A[random()];
```

Stripmine loop:

```
aA = remap_DIV(A, &iv, 32, …);
for (i=0; i<N/32; i++) {
  for (k=0; k<32; k++)
    iv[k] = random();
  flush_to_MC(iv);

  for (k=0; k<32; k++)
    sum += aA[k];
  purge_from_cache(aA);
}
```

} Analogous to get/put

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

No-Copy Superpages

Physical Addresses

Virtual Addresses   **Shadow Addresses**

0x00004000	0x80240000
0x00005000	0x80241000
0x00006000	0x80242000
0x00007000	0x80243000

0x04012000

0x06155000

0x12011000

0x40138000

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Impulse "Big Picture"

Improve memory locality via remapping

- Improve system bus utilization
- Increase cache efficiency

Increase throughput with parallelism

- Overlap CPU/memory activity
- Exploit parallel SDRAM banks

Exploit SDRAM's NUMA characteristics

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Conceptual Organization

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Parallel Vector Access Backend

Remapping controllers issue special vector ops

- Base-stride: issue (first address, stride, length) tuple

- Vector-indirect: issue four indices per cycle (tentative design)

Bank controllers make independent decisions

- Am I involved in this vector read?

- What elements must I fetch?

- How can I fetch them most efficiently?

When all elements fetched on a read …

- Control lines indicate completion of vector read

- Coalescing done via wired-OR operations

- Bank controller bus speed matches system bus

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

PVA Solution Details

V=< V.B, V.S, V.L > (base, stride, length)
Fast Basic Functions

- FirstHit(V,b): first vector element of V that hits b
  Table lookup, multiply or shift and add
- NextHit(V.S) : incremental index of next element
  Trivial PLA

Bank Controller Algorithm

Compute i = FirstHit(V, b)

If no hit, continue

Repeat until end of the vector:

Schedule access to memory location V.B + i * V.S

i = i + NextHit(V.S)

Scheduling Heuristics

- Early row open
- Reordering and interleaving requests

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Cache-line Interleaved, Serial Vector Gathers

V = < 1024, 1, 16 > (same as cache-line fill)

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Cache-line Interleaved, Serial Strided Vector Gathers

V = < 1024, 32, 16 > (vector gather)

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Word Interleaved, Serial Vector Gathers

V = < 1024, 1, 16 > (cache-line fill)

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

PVA Stride-2 Gather

Hit, 0	No Hit	Hit, 1	No Hit	Hit, 2	No Hit	Hit, 3	No Hit

$\delta=4$		$\delta=4$		$\delta=4$		$\delta=4$	
1024		1026		1028		1030	
1032		1034		1036		1038	
1040		1042		1044		1046	
1048		1050		1052		1054	

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

# Bank Controller Components

- Firsthit predictor

- Request FIFO

- Register file

- Firsthit calculator

- Access scheduler

- Vector contexts

- Scheduling policy module

- Staging units (read and write)

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Bank Controller Organization

Request FIFO

Register File

FirstHit Predict

FirstHit Calculate

Access Scheduler

SDRAM Interface

Staging Unit

Vector Contexts

Vector Bus

SDRAM Bus

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Stride-1 Vectors (Cache Line Fills)

SDRAM PVA takes about same time as SRAM system
PVA takes about same time as cache-line optimized controller

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Stride-2 Vectors

SDRAM PVA takes about same time as SRAM system
PVA takes about 1/2 time of cache-line optimized controller

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

# Stride-4 Vectors

SDRAM PVA takes about same time as SRAM system
PVA takes about 1/3-1/5 time of cache-line optimized controller

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Stride-16 Vectors

Can't exploit bank parallelism as well
SDRAM PVA still takes about same time as SRAM system

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Stride-19 Vectors (Diagonal Example)

Legend:
- min parallel vector access SDRAM
- max parallel vector access SDRAM
- min parallel vector access SRAM
- max parallel vector access SRAM
- gathering pipelined serial SDRAM
- cache line interleaved serial SDRAM

PVA takes about same time as SRAM memory system
PVA takes about same time as for stride-1 vector

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

PVA Results Summary

FPGA Synthesis:

- 3600 lines of Verilog
- 10K logic elements and 2K on-chip RAM
- FirstHit() requires 2 cycles (under 20nsec at 100MHz)
- NextHit() requires 1 cycle
- Minimal increase in hardware complexity

Highlights of performance:

- Stride 1: PVA fast as usual cacheline-optimized serial unit (99%-108%)
- Stride 4: PVA 3x faster than pipelined serial gather unit
- Stride 19: PVA up to 33x faster than cacheline-optimized serial unit
- Specific gains depend on relative skew of the various vectors
- 2-5x faster than similar proposed designs

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Bad News

These are uniprocessor solutions

- Working on SMP adaptations
- Require hardware/software changes
- Complexity still isolated

Have to restructure code

- Compiler can do much of the work
- Can semi-automate the rest?
- Need better tools

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Tools Wish List

Memory performance monitoring
- Better metrics
- Automatic identification of bottlenecks

Visualization

Interactive performance tuning
- Let compiler do what it can
- Exploit user's knowledge of application
- Exploit temporal locality better

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

So What Do We Do?

We're stuck with DRAM
- Economics
- Lack of viable alternatives

Everything we can
- Change hardware (where possible)
- Restructure code (at least recompile)
- Build better tools

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

The Impulse Team

- John Carter
- Al Davis
- Wilson Hsieh
- Kathryn McKinley

- Binu Mathew
- Mike Parker
- Lixin Zhang
- Zhen Fang
- Ali Ibrahim
- EE masters students

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL

Questions?

www.cs.utah.edu/impulse

www.csl.cornell.edu/~sam/papers

sam@csl.cornell.edu

Sally A. McKee
Computer Systems Laboratory
Electrical and Computer Engineering

CORNELL